Abstract-Reduction in static-power dissipation (gate leakage) by using nitrided oxides comes at the expense of enhanced negative-bias temperature instability (NBTI). Therefore, determining the nitrogen content in gate oxides that can simultaneously optimize gate-leakage and NBTI degradation is a problem of significant technological relevance. In this paper, we experimentally and theoretically analyze wide range of gate-leakage and NBTI stress data from a variety of plasma-oxynitride gate dielectric devices to establish an optimization scheme for gate-leakage and NBTI degradation. Calculating electric fields and leakage current both numerically and using simple analytical expressions, we demonstrate a design diagram for arbitrary nitrogen concentration and effective oxide thickness that may be used for process and IC design.
The advantages of oxynitride gate dielectric (namely, lower gate leakage and resistance to boron penetration), however, is counterbalanced by its poorer reliability characteristics. Of particular concern is the degradation mechanism known as negative-bias temperature instability (NBTI). NBTI occurs mainly in PMOS devices under negative-voltage stress and is enhanced by inclusion of nitrogen in gate dielectrics [4] [5] [6] [7] [8] [9] [10] [11] . In general, numerous studies have established the importance of the nitrogen spatial profile in dictating the boron penetration and NBTI characteristics [4] , [5] , [12] , [13] . Such studies show that reduction of both NBTI and boron penetration requires a nitrogen profile having (comparatively) lower nitrogen near substrate-dielectric interface (for optimum NBTI) and higher nitrogen near gate-dielectric interface (for reduced boron penetration). Plasma nitridation with decreasing nitrogen concentration from poly-Si/dielectric interface to substrate/dielectric interface, therefore, became an ideal choice [5] , [12] , [14] for oxynitride gate dielectrics. Adjustment of nitrogen profile within the dielectric of devices having plasma-nitrided oxide (PNO) ensures improved device performance in terms of boron penetration and NBTI, even down to an effective oxide thickness (EOT) of 1.1 nm [12] , [13] .
Thus, among the three design considerations (gate leakage, boron penetration, and NBTI) for PNO devices, several studies reported the gate leakage versus boron penetration [2] [3] [4] and boron penetration versus NBTI [4] , [5] , [12] , [13] issues. However, the remaining, and perhaps equally important, optimization of gate leakage and NBTI (the topic of this paper) has never been considered. Indeed, reduction of gate leakage under certain limit necessitates a minimal nitrogen concentration [3] , [15] [16] [17] [18] , but whether such nitrogen concentration keeps NBTI within a desired limit (so that device lifetime meets the required criteria) has never been investigated. In this paper (an extension of our previous conference paper [9] ), we perform a quantitative analysis of leakage/NBTI tradeoff (as a function of nitrogen concentration) to address the question whether cooptimization of gate leakage/NBTI is possible at any nitrogen concentration. To achieve this objective, we perform the following: 1) measure gate leakage (current density, J G ) and delay-free NBTI over broad range of nitrogen concentration; 2) model gate leakage as a function of oxide thickness and nitrogen concentration by calibrating measurements with detailed numerical simulation [19] and physically based analytical expression;
0018-9383/$25.00 © 2008 IEEE 3) model NBTI degradation within a theoretically consistent framework of reaction-diffusion (R-D) model [9] , [20] by taking into account the voltage, temperature, and frequency dependences of NBTI; 4) establish a compact analytical approach for predicting transverse electric field in MOS structures, useful for analyzing NBTI degradation; 5) construct a design diagram for cooptimization of J G and NBTI for arbitrary nitrogen concentration and EOT combinations.
Based on this study, we conclude that, although there is no optimum nitrogen concentration (%N ) that simultaneously reduces both gate leakage and NBTI, the reduction in J G at NBTI limited %N can be significant and would reduce power dissipation without affecting NBTI margin. 1 
II. EXPERIMENTAL DETAIL
Sample preparation for devices used in this paper are discussed in detail in [13] and [15] and will not be repeated here. Physical thickness (T PHY ) and %N for the PNO samples are determined using X-ray Photoelectron Spectroscopy (XPS) [21] with repeatability better than 3% and 2% for T PHY and %N , respectively [15] . For each sample, we measure the gate capacitance (C G ) and J G at different gate voltage (V G ). This is followed by NBTI-degradation measurement at various stress condition (voltage and temperature) using no-delay on-the-fly I DLIN technique [22] , [23] . For a given stress voltage (V G,stress ) and stress temperature (T stress ), we estimate the threshold-voltage degradation (∆V T ) using
is the drain-current measured at time t (at V DS ∼ 50 mV), V T 0 is the prestress threshold voltage, and t 0 (= 1 ms) is the delay between initiation of stress and the first reading of the drain-current (time-zero delay [25] , [26] ). As shown in [11] and [26] , use of t 0 ∼ 1 ms introduces negligible error in degradation estimation for the devices under study (having dominant interface-trap generation [11] ), provided that the stress time (t stress ) is greater than ∼1 s.
III. GATE LEAKAGE

A. Estimation of Device Model Parameters
Leakage analysis involving MOS structures first necessitates the determination of approximately nine model parameters that characterizes the gate dielectric. These parameters and the measurements (C G -V G , J G -V G ) necessary for extracting them are summarized in Table I . We use quantum-mechanical (QM) analysis (multisubband electron/hole quantization, wavefunction penetration within the dielectric, and polydepletion features are used in this paper) [19] of experimental C G -V G and J G -V G characteristics to extract these parameters. Excellent 
for a few SiON devices fitted using QM simulation [19] . agreement between experiment and QM simulation similar to that shown in Fig. 1 is obtained for each sample used in this paper.
B. Variation of Parameters With %N
The procedure of parameter extraction discussed in the previous section can now be repeated to extract the nine model parameters for oxides with various %N . Devices considered in this paper have 
The first term in (1) represents the standard semiclassical approximation of flatband voltage for poly-Si gate NMOS/PMOS (−/+) structures (where q and n i are electron charge and intrinsic carrier concentration, respectively), which was previously used in [28] . Second term (V FB(cor) = −0.04 and 0.05 V for NMOS and PMOS devices, respectively) indicates the correction needed to match with V FB obtained from QM simulation [19] . Moreover, the last term ∆V FB takes into account the contribution from interfacial charges at the poly-Si/oxynitride dielectric interface [27] . For NMOS samples, ∆V FB is ∼ 0.057 V; whereas for PMOS samples, ∆V FB is negative and |∆V FB | increases with %N (see Fig. 2 ).
The variation of remaining device parameters ε di , m di , E g,di , and φ be are shown in Fig. 3 . Here, the parameters for Si 3 N 4 (57.1% N 2 dose with φ be = 2.1 eV, E g,di = 5.1 eV, ε di = 7.6, and m di = 0.23 ∼ 0.28) are obtained from [3] , [16] [17] [18] . The error bars indicate the variation in model parameters expected due to ±0.5 Å error in T PHY measurement by XPS. These parameters show an approximately quadratic dependence on
2 ; where the constants a, b, and c for each parameter are shown in Fig. 3 ). This quadratic trend contradicts with the linear variation typically used in the literature [3] , [15] [16] [17] [18] and requires some discussion. The origin of the "linear approximation" can be traced to the work of Brown et al. [29] , where they measured ε di for different oxynitride devices (along with devices having SiO 2 and Si 3 N 4 dielectric) and later estimated %N by assuming linear variation of ε di from SiO 2 to Si 3 N 4 . Referring (directly or indirectly) to this work by Brown et al., the authors in [3] , [15] [16] [17] [18] used linear dependence of ε di and other parameters without any additional proof.
For a physical interpretation of the variation of ε di , E g,di , and φ be with %N , we consider the oxynitride as a uniform pseudobinary alloy, i.e., SiO [31] that satisfies the stoichiometry (i.e., 2a + 3b = 4) requirement. Thus, percentage atomic concentration (uniform) of [O] and [N] can be expressed as
Using (2) and following similar steps as reported in [31] , we obtain
where n a = %N/100 is the atomic fraction of [N] within the oxynitride. Dashed line in Fig. 3 (a) plots of ε di versus uniform %N based on (3). Observed nonlinearity of this plot contradicts the linear variation used in [3] , [15] [16] [17] [18] even for uniformly dosed nitrided dielectric. Now, the plasma-nitrided samples studied in this paper have [N] peak near polygate [13] , [15] , [21] . The XPS measurement of %N for these samples, therefore, overestimates %N in the film [21] . Such overestimation explains the observed discrepancy between the dashed line in Fig. 3 (a) (based on (3) for uniformly dosed sample) and our experimental values (fitted solid line in Fig. 3 (a) for ε di versus %N ). Similar overestimation of %N , by assuming %N equals peak [N] value, also gave identical shape for ε di versus %N in [32] . Moreover, as
Thus, consideration of oxynitride as a pseudobinary alloy, along with overestimation of %N for PNO samples using XPS setup, explains the observed "quadratic dependence" of parameters in Fig. 3 . If overestimation of %N were a bit smaller (i.e., for a more uniform profile compared to PNO), one could also have observed an approximately "linear dependence" of parameters with %N . Hence, we identify variation (linear or quadratic) of ε di , m di , E g,di , and φ be to be sample-specific, which also depends on the measurement setup being used.
C. Gate-Leakage Variation
Using the explicit dependences of device parameters on %N (from previous section), we can predict the gate-leakage variation (at a particular V G ) for both NMOS and PMOS devices at different EOT. Assuming that change in EOT does not affect characteristics of the PNO film (i.e., PNO with any N 2 dose has similar properties irrespective of EOT), 3 we have done QM simulation [19] to obtain gate-leakage variation (e.g., Fig. 4 shows J G at V DD,ITRS [1] for different EOT) as a function of %N and EOT for NMOS transistors. We also observe that, for similar absolute gate voltage (|V G |), PMOS gate leakage is lower than that of NMOS for N 2 dose less than ∼20%-25%, consistent with the findings in [15] . The error bar in Fig. 4 at EOT = 1.2 nm indicates J G variation expected due to ±0.5 Å error in T PHY , which is observed to be negligible up to 30% N 2 dose. Furthermore, Fig. 4 does not indicate a minima in gate leakage as %N is varied, which is in contradiction to the predictions in [15] , [16] , and [18] . As stated in [16] and also verified by us, existence of minima is a direct consequence of the value of the device parameters (ε di , m di , E g,di , and φ be ) used for Si 3 N 4 , hence, should not be considered as a property for oxynitride samples.
In sum, the gate-leakage study performed in this section indicates a well-known reduction in leakage with increase in %N for devices having similar EOT, with no existence of minima in the variation. To make this gate-leakage study more realistic, one should refine it using appropriate nitrogen-profile information (for example, [5] ), thus taking into account the EOT dependence on the parametric variation shown in Fig. 3 .
IV. NBTI DEGRADATION
We now consider the second aspect of our optimization problem, namely, the NBTI degradation, which has become an important reliability concern for technology nodes using EOT below 2 nm [7] , [10] , [20] , [33] [34] [35] [36] . NBTI describes the temperature-accelerated degradation in PMOS devices when it is stressed with negative gate voltage. The origin of NBTI degradation has been discussed extensively since the late 1990s, and for devices with SiO 2 and plasma-oxynitride gate dielectric, the following has been reported.
1) NBTI degradation results mainly from depassivation of
Si-H bonds at the Si/dielectric interface (leading N IT generation) and resultant diffusion of hydrogen species into gate dielectric and poly-Si. R-D model is used to interpret such NBTI degradation [9] [10] [11] , [20] , [23] , [33] , [34] , [37] , [38] . 2) At long stress time (t > 1 s), interface-trap generation (∆N IT ) is governed by the classical (Arrhenius activated) diffusion of molecular hydrogen (H 2 ) [9]- [11] , [20] , [23] , [33] , [37] , [38] and can be estimated as [9] , [20] , [23] , [38] 
In (4),
Si-H bond breaking rate (governed by hole-assisted field-enhanced dissociation of Si-H [9] , [20] ), k r ∼ exp(−E R /k B T stress ) represents Si-H bond annealing rate (due to back-diffusion of hydrogen species toward Si/dielectric interface), N 0 is Si-H bond density available before stress,
and n is the power-law time exponent for NBTI degradation (having values ∼1/6 [9] , [10] , [20] , [23] , [37] , [38] , supported by H 2 diffusion in R-D framework [20] , [33] , [38] ). In NBTI for PMOS at inversion, electric field due to mobile carriers (E c ) can be estimated by excluding the depletion-charge contribution (E dep ) from total electric field (E ox ), whereas in NBTI for NMOS at accumulation E c equals E ox . Among other parameters, E F , E R , and E D are the activation energies for field-independent part of k f , k r , and D H2 , respectively, and field-acceleration factor (γ) is expressed as
where γ T is a factor coming from hole-tunneling toward interface traps and a is effective dipole moment [9] , [20] .
In sum, ∆V T (∼ q∆N IT /C di ) can be expressed as
where C di is the dielectric capacitance and nE D1 = nE D + 2/3(E F − E R ). Thus, overall activation energy for ∆V T can be written as
3) NBTI degradation is independent of frequency for ac NBTI degradation, which is shown both theoretically [39] , [40] and experimentally for wide frequency range [41] , [42] .
In addition, there are other types of devices where hole trapping (detrapping) to (from) preexisting defects also plays significant role in NBTI degradation [11] , [25] , [43] . These devices, mostly having thick dielectric with high N 2 near interface [11] , also show frequency dependence in measured ac NBTI degradation [25] , [43] . As we focus our analysis on PNO samples having less N 2 near interface, we ignore such hole trapping/detrapping in our analysis. In principle, the presented optimization scheme can be more generalized for any oxynitride devices by treating hole trapping/detrapping using appropriate models (e.g., [11] , [20] , [25] , [43] ).
A. Calculation of Electric Fields
As evident from (6), estimation of electric fields (E ox and E c ) are critical in NBTI-degradation analysis for various EOT and %N . Experimentally, one could integrate measured C G -V G from V FB to V G to determine total charge within the substrate (Q sub ) and, hence, calculate E ox (at V G ) = Q sub /ε SiO 2 , which equals E c for NMOS in accumulation; while for PMOS in inversion, E c could be calculated using
However, this direct method is difficult to apply in oxides with EOT less than 2.0 nm that have high gate leakage, where one must either use specialized test structures for measuring C G -V G [44] or use a reconstruction algorithm to correct the leakage-contaminated C G -V G [45] data. Moreover, high gate leakage for oxynitrides with EOT lower than ∼1.2-nm loads the C-V analyzer and makes the C G measurement more difficult.
For such thin oxides, therefore, an analytical approach is better suited in predicting E ox and E c for a particular technology node using known values of EOT, N sub , N poly , and %N . A flowchart for such calculation (for inverted PMOS substrate with negative V G ) is shown in Fig. 5 , where valence-band tip at the substrate/dielectric interface is used as energy reference, and charge centroids are determined from the same interface. Our approach is similar to the algorithm proposed in [46] . The results using such fast algorithm is in excellent agreement with more detailed QM C-V simulation [19] (Fig. 6 ). 4 Both analytical and QM simulation also predicts negligible change in Eox under change in temperature at a particular V G . Therefore, electric field calculated at a particular temperature can be used for reliability predictions at any other temperature. A similar calculation can also be done for NMOS devices. The notations used here are given as follows (QM notations are discussed extensively in [19] , [46] , and [47] ): ε Si is the dielectric constant for Si; ϕ F (bulk) is the Fermi-level position in the bulk of the substrate (with respect to the midgap); ϕ S is the surface potential; ϕ dep is the depletion charge contribution to ϕ S ; |(E F − E V ) bulk | is the difference between the valence band and the Fermi level in the substrate bulk; V poly is the voltage drop in poly-Si; N + D , Ns, N inv , and N dep are the concentrations of the ionized donor, substrate charge, inversion charge, and depletion charge, respectively; E F S is the substrate Fermi level; E ij is the eigen-energy for the jth subband in the ith valley within the potential well formed near the substrate/dielectric interface (for PMOS device in inversion, only the subbands of the heavy hole valleys are considered); N ij and z ij are the charge concentration and charge centroid in eigen-state E ij ; m dos,i is the density-of-state effective mass for the ith valley; and zavg is the average inversion layer thickness.
B. NBTI Model Parameters
Determination of device information and electric field enables us to use (5)- (7) in estimating NBTI model parameters (A, γ, γ T , a, E D1 , n) for pure SiO 2 and PNO samples by Voltage-dependent NBTI stress data (taken at 125 • C) fitted using (6) enables one to estimate A, γ, and n for a device (E D1 ∼ 0.9 eV assumed, see Section IV-C). Lifetimes (t 1 , t 2 , t 3 , t 4 ) at different stress voltages (V 1 , V 2 , V 3 , V 4 ) and safe operating voltage (V safe ) can also be determined, as discussed in Section IV-D.
fitting ∆V T measured at various V G,stress , T stress . For example, using (6) one can use voltage-dependent stress data (at fixed T stress ) to obtain A, γ, n (Fig. 7) , or temperature-dependent stress data (at fixed V G,stress ) to obtain n, E A at V G,stress [23] , [34] [therefore, E D1 using (7)]. Determination of the remaining two parameters (γ T , a) are done by analyzing both voltageand temperature-dependent data and using either (5) and/or (7) [9] , [20] . An estimation of γ at different T stress and a plot of γ versus 1/k B T stress [ Fig. 8(a) ] gives γ T as intercept at T stress → ∞ and a as slope [see (5)]. Alternately, determining E A at different electric field [ Fig. 8(b) ] 5 and using (7) enables the estimation of a. Later, using previously obtained γ and (5), γ T can be estimated.
C. Variation in NBTI Model Parameters With %N
Among four independent NBTI parameters (A, γ, n, and E D1 ), n ∼ 0.14 is found to be constant (independent of %N ) for the devices studied. The parameters A and γ, however, show 5 Although negligible variation of E A versus %N in Fig. 8(b) (at 1.9 V) contradicts with the E A versus %N variation reported in [8] and [36] , we identify this as a signature of negligible hole trapping in the PNO samples studied here, which have lower N 2 concentration near substrate interface [11] , [20] as compared to the samples in [8] and [36] . systematic variation with %N (Fig. 9) . The source of variation in γ can be traced to variation in a and γ T [see (5) ]. We find that the variation of a with %N is small (within the error margin of both methods of estimations in Fig. 8 ). Therefore, we use a = 0.8 qÅ [ Fig. 8(a) ] for all devices, and we estimate γ T using (5) for different %N (Fig. 9) ; in other words, the %N dependence of γ is actually reflected in the %N dependence of γ T . Finally, we use E D1 ∼ 0.9 eV, which is calculated [see (7)] using average value of E A (= 0.08 eV) for devices tested at E ox = 7 ∼ 10 MV/cm and 27
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• C, which is considered as E A for all PNO samples at an average E ox of 8.5 MV/cm. Note that constancy of n with %N reflects dominance of interface-trap generation and diffusion of hydrogen species within poly-Si [37] as the main cause of NBTI degradation for such devices. But, constancy E D1 with %N does not reflect any fundamental requirement, except that any variation is possibly embedded within the error-margin of the data. Thus, NBTI degradation with %N variation is attributed to the following two factors: A and γ T .
D. Safe Operating Condition
The variation of NBTI performance for different oxynitride devices is monitored by safe operating V G (V safe ), which is defined as V G,stress at which device can operate up to its lifetime (t life ) without crossing a certain failure criteria (∆V T (max) ), for example, 60 mV of ∆V T (Fig. 7 shows the determination of V safe and t life for one sample). The parameters , a ∼ 0.8 qÅ, and E D1 ∼ 0.9 eV) are used to calculate V safe (N, EOT) for any combinations of %N and EOT (Fig. 10) 6 by means of (5)- (7). Here, we use the analytical approach presented in Fig. 5 for calculating electric fields. NBTI performance for dc operation is calculated for failure criteria of ∆V T (max) = 60 mV, t life = 5 years (equivalent to t life = 10 years in CMOS operation, assuming 50% activity of PMOS transistors). Use of NBTI-aware circuit design [48] will also help in further reduction in required lifetime. A lifetime improvement of 2 1/2n times (based on R-D model simulation for ac degradation having 50% duty cycle) is used for illustrating ac effects in NBTI degradation, although there are reports for 2 1/n times improvement (corresponding to ac NBTI degradation being ∼50% of dc degradation [41] , [42] ). Thus, we predict an improvement in V safe (N, EOT) with inclusion of ac effects and also with reduction in temperature.
V. OPTIMIZATION OF GATE LEAKAGE AND NBTI
So far, we have discussed the variation of gate-leakage (obtained using QM simulation, see Fig. 4 ) and NBTI degradation (resultant change in V safe , Fig. 10 ; which uses results from Figs. 2, 5, and 9) for plasma-oxynitride devices with %N and EOT. Merging the plots of J G (N, EOT) at different V G and V safe (N, EOT), we obtain a design diagram for plasmaoxynitride technology having low %N . Fig. 11 shows the design diagram that can be used for V safe = V G = 0.8 ∼ 1.2 V. 7 Note that the curves obtained at different V G fall on top of each other (solid black lines in Fig. 11 ). This makes Fig. 11 6 Although Fig. 10 suggests similar V safe for different EOT at N 2 dose ∼20%, it should not be taken as absolute number. As PNO samples have nitrogen profile with [N ] peaking near poly [14] , [21] , devices having same %N (measured by XPS [21] ), but higher EOT, will comparatively have lower [N ] near substrate interface-hence, less NBTI degradation [11] , [20] . Thus, V safe for higher EOT devices is expected to be higher than the values shown in Fig. 10 . Such correction again requires one to have accurate knowledge of N 2 profile within the PNO film. Once such information is available, the optimization process can be readily updated. 7 An analytical construction of design diagram is discussed in the Appendix. If the optimization anticipated by the conservative design diagram is unacceptable, the optimization at higher %N and lower EOT will be possible by reconstructing a new diagram with reduced operating temperature, including ac effects, and increasing the leakage constraint. Finally, since PMOS leakage exceeds NMOS leakage for N 2 dose exceeding 20%-25% (see Section III-C), one should consider PMOS leakage/PMOS NBTI rather than the NMOS leakage/PMOS NBTI (discussed in this paper) for optimization above 20%-25% N 2 dose.
VI. CONCLUSION
We have analyzed an extensive set of leakage and degradation data to construct a cooptimization scheme of J G and NBTI for arbitrary %N and EOT combinations. In such process, we highlight the importance of gate leakage versus NBTI study for PNO devices, which has not been considered so far in literature. A design diagram is proposed based on such cooptimization, which enables one to establish the dc (ac)-NBTI limited upper limit of %N for core CMOS technologies. Using the procedure described as a guideline and incorporating detailed nitrogen-profile information, with effect of boron penetration, should enable one to reliably (up to a desired NBTI lifetime) operate the device with optimum staticpower dissipation. We anticipate that such analysis would have broad impact for optimization of %N content in sub-2-nm gate dielectrics.
APPENDIX ANALYTICAL CONSTRUCTION OF DESIGN DIAGRAM
In the main body of this paper, we have provided a physically rigorous procedure to optimize gate current and NBTI degradation based on a set of comprehensive measurements. However, the simulation tools we used may not be readily available to many research groups. Therefore, we develop analytical expressions for calculating electric fields, leakage current, and safe operating voltage (which is an indicator of NBTI degradation), which would enable one to rapidly construct the design diagram in Fig. 11 with reasonably good accuracy.
A. Model for Electric Fields
Noting the universal quadratic relationship between E ox and |V G | in Fig. 6 irrespective of the values for EOT, N sub , N poly , and %N (for larger EOT samples, quadratic behavior appears at larger |V G | as compared to smaller EOT samples), we can estimate E ox using
where |V G,eff | = |V G | − |∆V FB | and the coefficients are given by (9a) and (9b) for NMOS and PMOS devices, respectively, i.e.,
EOT, N sub , and N poly in (9) needs to be expressed in units of nanometer, 10 17 cm −3 , and 10 19 cm −3 , respectively.
After calculating E ox using (8) , [49] . Such estimations of E ox and E c are in excellent agreement (not shown) with the results from both QM simulation and analytical formalism of Section IV-A.
B. Model for Gate-Leakage Current
Next, we develop a physically based analytical approach to estimate NMOS gate-leakage variation in inversion by using J G ∼ N inv f T [50] . We use N inv ∼ E ox (considering N dep N inv ), electron-impact frequency (f ) proportional to E 0.6 ox [50] , and estimate mean tunneling probability T ∼ exp(2αT PHY ) by replacing the triangular energy barrier for electron tunneling using an effective square barrier of height ϕ be − E ox T PHY /2 [15] ; hence, α ≡ 2m ox q(φ be − E ox T PHY /2)/ . Based on these, we fit J G versus E ox (calculated by QM simulation) using 
Thus, we observe an increase of B with increase in T PHY , ϕ be , and m ox , and an increase of C with increase in T PHY and/or decrease in ϕ be ; which is consistent with the semiclassical intuition presented earlier. Using the quadratic dependence of ε di , ϕ be , and m ox from Fig. 3 and E ox calculated using (8), we obtain leakage-current variation with %N using (10) and (11) . The obtained variation is remarkably consistent with QM simulation results (Fig. 4) .
C. Calculation of V safe
Next, we calculate V safe by first determining safe operating electric field (E safe ) for specific %N and EOT. This is easily done by inverting (6) 
where (as used in Fig. 11 ) ∆V T (max) = 60 mV, t life = 5 years, E D1 = 0.9 eV, n = 0.14, E dep = 2qε Si N ϕ dep ∼ 2ϕ F (bulk) + 6kT /q [49] , and A, γ(γ T ) variation are obtained from Fig. 9 . V safe is later calculated using (8) .
Thus, we recalculate the design diagram (dotted red lines in Fig. 11 ) using analytical expressions in (8)- (12) and compare it with the procedure presented this paper. Both approaches agree with each other reasonably well (although curves at different V G do not fall on top of each other, due to the approximations involved in the obtained analytical expressions), motivating the use of these simple equations over sophisticated QM simulation in constructing the design diagram.
